

August 1986 Revised March 2000

DM74LS83A 4-Bit Binary Adder with Fast Carry

General Description

These full adders perform the addition of two 4-bit binary numbers. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. These adders feature full internal look ahead across all four bits. This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion.

Features

- Full-carry look-ahead across the four bits
- Systems achieve partial look-ahead performance with the economy of ripple carry
- Typical add times


Two 8-bit words 25 ns Two 16-bit words 45 ns

■ Typical power dissipation per 4-bit adder 95 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74LS83AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram



Truth Table

Inputs				Outputs						
				When C0 = L			When C0 = H			
				When C2 = L			When C2 = H			
A1 /	B1 /	A2 /	B2 /	Σ1	Σ2	C2 /	Σ1	Σ2	C2 /	
A3_	B3	A4	B4	Σ3	Σ4	C4	Σ3	Σ4	C4	
L	L	L '	L	Ļ	L	L	Н	L	L	
н	L	L	L	н	L	L	L	Н	L	
L	н	L	L	н	Ł	L	L	Н	L	
н	Н	L	L	L	н	L	н	н	L	
L	L	Н	L	L	н	L	Н	[н	L	
н	L	Н	L	н	н	L	L	L	н	
L	Н	Н	L	Н	н	L	L	L	н	
Н	Н	Н	L	L	L	н	Н	L	н	
L	L	L	Н	L	Н	L	н	н	L	
Н	L	L	Н	Н	Н	L	L	L	н	
L	н	L	Н	Н	Н	L	L	L	н	
Н	Н	L	Н	L	L	н	н	L	Н	
L	L	н	Н	L	L	Н	н	L	н	
н	L	н	Н	н	L	н	L	H	н	
L	H	Н	Н	н	L	н	L	н	н	
н	Н	Н	Н	L	Н	Н	н	н	н	

H = HIGH Level, L = LOW Level

Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs Σ 1 and Σ 2 and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs Σ 3, Σ 4, and C4.

Logic Diagram

